BEST AVAILABLE COPY



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Dempsey et al.

Confirm. No.: 3247 2819

Serial No.: 10/627,500

Group:

Filed:

For:

July 25, 2003

Examiner: Williams, Howard L.

INTEGRATED DIGITAL

AD-332J Dkt No.:

CALIBRATION CIRCUIT AND

DIGITAL TO ANALOG CONVERTER

AFFIDAVIT UNDER 37 CFR Section 1.131

We, Dennis A. Dempscy, Thomas G. O'Dwyer, Oliver J. Bronnan, Alan Walsh, and Tudor Vinereanu, hereby say:

That we are the inventors for the above-identified patent application;

That we conceived in the United States the invention claimed in the aboveidentified patent application prior to August 30, 2002, the filing date of the cited U.S. Patent No. 6,667,703 to Reuveni et al.

Attached Exhibit A illustrates this conception of a simple and inexpensive, but much more accurate, DAC that can be achieved by integrating a calibration unit with the DAC to digitally provide the DAC transfer function end point coefficients, e.g. gain and offset coefficients, zero scale and full scale coefficients to the DAC, in which coefficients can be stored in a memory of the calibration circuit and can be applied to adjust the DAC end points.

That pursuant to this conception, we actually reduced to practice in the United States, the invention claimed in the above-identified patent application prior to August 30, 2002, the filing date of the cited Reuveni et al. patent. Attached Exhibit B illustrates a DAC that is integrated with a calibration unit to digitally provide the DAC transfer function end point coefficients to the DAC, in which coefficients can be stored in a memory of the calibration circuit and can be applied to adjust the DAC end points.

That Exhibits A and B, which relate to the aforementioned conception and actual reduction to practice, correspond to the invention broadly disclosed and claimed in the above-identified patent application.

Further deponents saith not.

·Ł

Dennis A. Dempsey	Thomas G. O'Dwyer
Oliver J. Brennan	Alan Walsh
Tudor Vincreanu	
Witness Signature	Witness In In Institute Signature
Print Name CORAGE O SULLIVAN	Print Name Tom TAKLEY
05/0/00000/2004	Day 05/10/20014.



pplicants: Dempsey et al. Serial No.: 10/627,500

July 25, 2003

Group:

Examiner: Dkt No.:

Confirm. No.: 3247

CTS DIVISION

Williams, Howard L.

Filed: For:

INTEGRATED DIGITAL

AD-332J

2819

CALIBRATION CIRCUIT AND

DIGITAL TO ANALOG CONVERTER

AFFIDAVIT UNDER 37 CFR Section 1.131

We, Dennis A. Dempsey, Thomas G. O'Dwyer, Oliver J. Brennan, Alan Walsh, and Tudor Vinereanu, hereby say:

That we are the inventors for the above-identified patent application;

That we conceived in the United States the invention claimed in the aboveidentified patent application prior to August 30, 2002, the filing date of the cited U.S. Patent No. 6,667,703 to Reuveni et al.

Attached Exhibit A illustrates this conception of a simple and inexpensive, but much more accurate, DAC that can be achieved by integrating a calibration unit with the DAC to digitally provide the DAC transfer function end point coefficients, e.g. gain and offset coefficients, zero scale and full scale coefficients to the DAC, in which coefficients can be stored in a memory of the calibration circuit and can be applied to adjust the DAC end points.

That pursuant to this conception, we actually reduced to practice in the United States, the invention claimed in the above-identified patent application prior to August 30, 2002, the filing date of the cited Reuveni et al. patent. Attached Exhibit B illustrates a DAC that is integrated with a calibration unit to digitally provide the DAC transfer function end point coefficients to the DAC, in which coefficients can be stored in a memory of the calibration circuit and can be applied to adjust the DAC end points.

That Exhibits A and B, which relate to the aforementioned conception and actual reduction to practice, correspond to the invention broadly disclosed and claimed in the above-identified patent application.

Further deponents saith not.

Dennis A. Dempsey	Thomas G. O'Dwyer
	Alen Wall
Oliver J. Brennan	Alan Walsh
Tudor Vinereanu	
Witness Japan W. Efflur	Witness Aug San Signature
Print Name Duane Younkin	Print Name DAUID DON BASSON
Date $10/05/2\infty4$	Date 10/05/2004



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Dempsey et al.

Confirm. No.: 3247

Serial No.: 0/627,500

Group: 2819

Filed:

July 25, 2003

Examiner:

Williams, Howard L.

For:

INTEGRATED DIGITAL

Dkt No.:

AD-332J

CALIBRATION CIRCUIT AND

DIGITAL TO ANALOG CONVERTER

AFFIDAVIT UNDER 37 CFR Section 1.131

We, Dennis A. Dempsey, Thomas G. O'Dwyer, Oliver J. Brennan, Alan Walsh, and Tudor V nereanu, hereby say:

That we are the inventors for the above-identified patent application;

That ve conceived in the United States the invention claimed in the aboveidentified parent application prior to August 30, 2002, the filing date of the cited U.S. Patent No. 6, 567,703 to Reuveni et al.


Attac red Exhibit A illustrates this conception of a simple and inexpensive, but much more a curate, DAC that can be achieved by integrating a calibration unit with the DAC to digit ally provide the DAC transfer function end point coefficients, e.g. gain and offset coefficients, zero scale and full scale coefficients to the DAC, in which coefficients can be stored in a memory of the calibration circuit and can be applied to adjust the DAC end points.

That pursuant to this conception, we actually reduced to practice in the United States, the in rention claimed in the above-identified patent application prior to August 30, 2002, the filing date of the cited Reuveni et al. patent. Attached Exhibit B illustrates a DAC that is integrated with a calibration unit to digitally provide the DAC transfer function end point coefficients to the DAC, in which coefficients can be stored in a memory of the calibration circuit and can be applied to adjust the DAC end points.

That Exhibits A and B, which relate to the aforementioned conception and actual reduction to practice, correspond to the invention broadly disclosed and claimed in the above-identified patent application.

Furth :r deponents saith not.


Dennis A. Dempsey	Thomas G. O'Dwyer
Oliver J. Bre man	Alan Walsh
Tudor Vinera anu	
Witness Signature	Witness Mchelle Eu
Print Name ANN O'BRIEN	Print Name Micheus Breen
Date 4/10/04	Date _ 4/10/10%



Appendix No. 1: Engineering Notebook No. 4761, pp.11-14 Dennis A. Dempsey October 10, 1997. 10 Oct 47 DAC Calibration

Work on same vein continued since let 3th Sept 29th

High-level legainent (linear case)



Non-ideal correction

- (1) (o meet all / many points (all the extremity)

 + "some" points allows interpolation or function fitting
 between these points
- (2) Fit Non-ideal T.F. of DAC to liver vin function suppling.
- (3) Use an amalgam of (1) or (2). (Probably best)

Using () to do partial absolute correction on some points

function littled ... X

corrected points


Use function fitting to do be rest.

1 0 Prompt 23 del 200


Include Dennis Dempin

DAC Calibration. 10 Oct 191

In applications where the DAC signal path how I unusual" code dependency changes then one function may be non-optimal eg rail operations: amplifiers go out of saluration. this... function may require to require to be changed, and a be characteristic po region could be used.



For this purpose the correction "points" may be deliberately movable to get better end error (finite correction due to practical realization trade-offs) by isolating the differents practical realization areas from each other more exactly.



STITE DENNIS Dempsey 5 oct 198

	- <u>À</u> \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		DAC	Palax	frep.	(1)		
	A.c.	ins : Pro	pare fur	ichmil Theil	Cincolys	is of = 1/2 Ma	DAC	architectus b
Actions: Prepare functional incolors of DAC archive P. R. & R. S. to G. Theat (Am = K. Maternay / Minus. parker (M. R.								
		<u></u>			-			
	······································	Check	Truten	bable	perco	enally.		
								14 mars 14 miles 1 mil
						,		** . ***
							• ,	
	.							
							**	
				•				
								,
		•		-	-			
			W				•	and the second s
						4		and the second comments of the second
					•			THE RESIDENCE OF THE PARTY OF T
		<u></u>						a man the man of man of the control
								and the second s
	E-111-28-1-38-1-1-1		. ,			- · · · · · ·		
			<u></u>					
• -			·					
		·						
								••
	· · · · · · · · · · · · · · · · · · ·						·	
					=		··	A
·-					 · · · ·			

COT (2502D) | 1 000 Learning

- In las Dens Done

Appendix No. 2: Engineering Notebook No. 4761, pp.24-27 Dennis A. Dempsey April 1-2 1999

April 194 Calibrated DACs	
The ADS300 calibration has be for quite some time. Here are I have on this subject (have	en debated in ADI more of the thoughts had for quite some time
Volton Z. Rgain	
ADSICO Stoyle I	AC Cafigueta Pinga
Fret -	•
Main-Due / Sub-DAC DALS are almost all linear DACs made which means be two are ens (1) Static (alibraha Calibraha (3) Background (alibraha	in such a festion entickly seperate.
ED techniques full under he bite as DSP is used to modula preferred manner.	
Dynamic Element Matching can kehnique in ED designs but seperate dynamic technique, not on be integral action associo	be used as one is essentially a specifically focused Led up ED.
Back ground calibration com be static or dynamic (nor ally dyn involves switched dements such are modulated when bue	enice) as it wouldy that ron-idealities convector in question

1 April 99	alibrated	DACs.		
is indusing bu	همه ديلم	- denut (s)	Hence t	<u>ve</u>
reference by "t	acek cround'	as this	keyane u	nderg oes
this calibration	while t	Le convect	er is in	use_er/and
hbusy" in such	6 CAAN	e not be	disturb no	rmal
_				
observe p.				
Chebia Calibration	(an be	be march	(ex lase	-tim)
Static Calibration pseudo-penanent powered a eg si	O. EEPRUM	or hel	ld is nem	ory while
paras - portara	to deed	Mos lugic	. The is	a Jose Het
approach where	he conver	rter is cal	ibrated at	a particular
approact was	4	a Aast - Am	duction an	d than
Doine In Time	- during	(00)	clar se diabel	1 to
point in time holds this cali	AD78	SZ ADC	Statical	calibrated
Continued Luage.	-eg	الم مطالع من ا	unania y bac	Received as
Converted alsigns	MUU &	(and a	diversion =	7
much) the diffic	ut (ase	ed and	einstead d	L.ft
calibrated per fo.	mance to	aba sha	a supplier ch	and.
nechanism Such	and dake	meneenang	82 3-16.6.	·-·-·
reference change & d	evice wife	• · · · · · · · · · · · · · · · · · · ·	and the second s	
				
				•
		:		
ED AND EMPERATION				
distant	DATE 23'	Jd 2001 1 5:3.	Deanis	DEMPRO
nl Y	***	<i></i>	_ ^	

LUTOU OF HER TOTED PAY MOD OF BULLIF

2	Apr. 44 Combrated DACs
	systems. Digit 12d Basis fonctions "Seem" more naturally suited by digitized systems. Hence be earlier manbor of Madamacher and Walsh functions. Simply binary is a basis function also!! It is not able that the dominant linearity variability mechanisms may be more suited to a particular basis function set.
	Implementation of same in practice, is the other key issue. Different design topologies and methodologies will be used for different implementations. Economic and engineering balance is called for in order to then complete the optimal solution.
· · · · · · · · · · · · · · · · · · ·	Piece-Wise-hinear (P.W.L.) calibration or bilenear interpolation or point corrected calibration are three titles for essentially the same methodology which has been often used in electronic circuits and systems due to its simple but effective nature.
	Bilinear ED is a favorored technology for reasons that it we up the full domain very well (is frequency terms) and it lend itself to implementation very well
	PUL is numeric priendly as it has () points (values () subsection basis function coefficients (Because the sections! size can be chosen (design parameter) and the designate is free be not whatever basis function he she prefers in same (second design parameter) she can use varying code resolution (third design parameter) this leaves scope for different forward approaches depending on the perferonance level(s) required and the designer's(!) effect an appionization This is a high level challenge based on the scope of errors, and their nature, to be calcred for in the calibration Synthesis is useful for optimization, ever design parameter constraints, of many of of the functions involved

do don

7: -= 23 # 26 les 1

STILL Dean's Dempsey

Appendix No. 3 Engineering Notebook No. 5849, pp.1-8 Oliver J. Brennan March 14, 2001.

Note: Diagram on p8, signed & dated 16/2/'00

Calibre 1 OAC.


The A05379 Catherated OAC (see Demis-A Derpseys notobook details the calibration method for this structure) allows a wer to do a global gain and affect calibration by writing gain (m) and affect (c) co-efficients to your and affect registers.

A digital word writter to a dar is then digitally manipulated as for Egin 1.


12 = m X1 + C

Egn 1

where It is digital input word (13 bit in A05374).
and m and c are 135 gain and offset register
contexts.



The m, goin ordinat could be done in the ciralog domain by using another DAC to drive the wreft input. This reference dac" would have m as a digital input. A similar 135 car dae could be used here. Our implementation is shown in Fig.



The Adventinge of this schene is the DAC transfer function can be compresed by a without introducing doll soros which occur in digital gain, offset adjust.

Jenns Dampsey

19/3/02


May 14, 2001

one,

Angl impply Calibrated DAC

To achieve earl - to - Pail Der Transfer furchon standard practice is to over range the output space so some calibration routine

can be implemented to adjust the transfer feretion to metal the ideal desired



Single Supply implementation the buffer offset wittings should be designed to always be this will essure that there never is a positive The closed loop gain his to zero cade Error. be overranged by, at least this amount to allow the desired marinum output spen to be achieved

REQUIRED of will hit -ue raid to output headron compatility

Danus Dempus


Amp Vos fored to

19/3/02

Olive Some Nov 30, 20

In a pace where the analog Output Voltage is related to the digital expect Cocle and a positive and negative reference voltage this Output voltage can de suited to some pre-selected elen woltage (5.9.9 and) as follows:

E.g. ADS379 DAC Channel
where Vour = 3.5 Value + 2.5 Vref- + Volutore Egn
where Value = 0 to Vref + Egn 2
This Configuration is shown in Fig 1. [Note Agril = 0 in above E;



In Jul 1 The Signal paths detailed in blue fort show a switching retwork which re-configures the circuit from its normal openhon (as per Eqn 1) to clear made where the Volar input of or emp 1 (0p1) is tristate and Volatyred is switched into op1 OP1 is re-configured as a unity gain buffer. Thus vont = Volatyred where Volatyred is the represent to the represent "Clear Voltage".

Denne Dunpsey

19/3/02

Olver Brana Dec 3, 2001 Overrer by to Enable THE Calibration

Page 2 discussed Overanging with respect to a Single Supply DAC.

In a dual Supply DAC, as per A05379 Product, it is more strought forward to be able to cope with zero-scale and full-scale Errors.

The digital calibration of the Strong DAC Core in the ADS379 digitally adjusts the transfer function to Minimate offset Error; Gain Error and linearity errors in the transfer function. I.e Total Un-adjusted Error --- to 13b accuracy.

This calibration principle can use a gur, me and Offset, c, regulter to tirn down the gain and provide a de offset (+0-) to Momente affect roor. However for this to work the delical output verge of the dale channel has to be deliberately "Over verged": It should be over-ranged by a sufficient amount to allow crough verye to "cuter" for all offset + gain crows whereast is the architecture as it is manufactured.

Say 1 Tur down gain using on Overrunged transfer funching required ideal transfer funching Put in a positive Offset using C.

To achour this overranging the DACs output buffer configuration shown in Fig 2 on result perfer can be aftered to increase gain by 5% (in this essengle)


Dens Derpsey

= -= 19/3/·ca

Dec 3, 2001

Dec 5,2001

The enjoy to enviou incline



Nominally: Voir = 3.5 Volar + 2.5 Vref - + Volatored

Overruyed: Voir = 3.5 +5% Volar + 2.5 +5% Vref - + Volatored

To the above Example a 5% overranging is chosen,

This the assumes that the sum of all offsels

on the channel [Anno offsets, 1.2 in grad line etc.]


and all the gen Error [Ri, Ri etc gen Rivotans)

the are less than 5% of fullwall Output Voltage

Dennes Dempsey

· 1913/182

Alus Dence Der 3, 2001



Appendix No. 6
Section 3.9 of the AD5379 Design Document of Tudor Vinereanu.

This section also contains information not relevant to the submission, as multiple functions are amalgamated in the design, as part of the optimization.




Page 49 of 80

3.9. State Machine and Calibration Engine

The state machine and the calibration engine are fully synchronous blocks, running with the same clock. They are treated separately during synthesis and place&route, due to need of tighter control over the timing, testability issues (scan test) and clock tree insertion.

A block diagram is shown below.



Block diagram of state machine + calibration engine

The state machine is used to do the following main tasks:

- initialize the part after power-up, after a RESET command or a hard RESET
- command decoding in user mode
- command decoding in test mode, including the test commands
- control the increment/decrement function for x1
- control the calculation of x2
- start the calibration engine and schedule the codes for calibration

The calibration engine receives the x2 code as an input, calibrates it and outputs the x3, which is then written to the respective DAC.

The other two blocks in the figure are implementing arithmetic functions.

3.9.1. Increment/Decrement x1

This blocks implements the increment/decrement function by using an adder. The operation is:

$$x1_{incdec[13:0]} = x1[13:0] + offset[7:0]$$

xl and xl_incdec are unsigned numbers, and offset is signed represented in 2's complement.

A DesignWare adder is instantiated for the operation:

```
wire [13:0] x1_incdec;
wire x1_incdec_sign:
```

 $adder1 \ adder1(.inst_A(\{1^b0,x1_reg\}),.inst_B(\{\{7\{offset_reg\{7\}\}\},offset_reg\}),.SUM_inst(\{x1_incdec_sign,x1_incdec\}));\\$



Page 50 of 80

Underflow/overflow are not allowed for the result, so 2 flags are used to detect these exceptions:

```
wire x1_uf;
wire x1_of;
assign x1_uf = x1_incdec_sign & offset_reg[7];
assign x1_of = x1_incdec_sign & (~offset_reg[7]);
```

x1 clamps a zero scale/full scale in case of an underflow or overflow respectively.

3.9.2. State Machine

This block is a Mealy state machine with 81 states binary coded using a 10-bit state register. Even though the 81 states could be coded using only 7 bits, the idea was to use a pseudo-one hot state encoding to speed up state decoding logic, which was a speed bottleneck. It is probable that now there is no need for this anymore, but it was easier to leave the state encodings as they are, with a possible overhead of 3 flip-flops.

Due to the complexity of the state machine, it will not be detailed here. Only the main issues will be presented.

3.9.2.1. Initialization Sequence

The state machine executes the initialization sequence in any of the following situations:

- after power-up
- after a hard RESET
- after a soft RESET command

The sequence of operations during initialization is the following:

- 1. read default value for m register from EEPROM (2 MSBs ignored in the EEPROM word)
 - -> 1 EEPROM read
- read default value for c register from EEPROM (2 MSBs ignored in the EEPROM word)
 - -> 1 EEPROM read
- 3. read default value for x1 register from EEPROM (2 MSBs ignored in the EEPROM word)
 - -> 1 EEPROM read
- 4. write the FIFO SRAM (128 words) with the pattern 000000 (increment with step 0, is equivalent with 'no operation'). This is in case the read pointer in the FIFO doesn't advance in time due to synchonization issues between the clock domains.
 - -> 128 writes to FIFO SRAM port 1
 - write the default m to locations 0-63 in the user SRAM
 - -> 64 writes to user SRAM port 1
 - write the default c to locations 64-127 in the user SRAM
 - -> 64 writes to user SRAM port 1



Page 51 of 80

- 5. write the default x1 to locations 128-167 in the user SRAM, calibrate the initial codes for the DACs and write them to the DACs
 - -> 40 writes to user SRAM port 1
 - -> 40 reads from user SRAM port 1
 - -> 40 reads from user SRAM port 2
 - -> 80 reads from the EEPROM
- 6. read EEPROM options and update relevant registers
 - -> 2 EEPROM reads

The clock trimming bits are double buffered, so the signals going to the clock generator are updated only after the initialization sequence finishes (the clock generator is disabled)

During initialization, the EEPROM options have their default values (specified in the EEPROM options section). They are only modified in the end of the initialization sequence (step 6).

The number of clock cycles required for an EEPROM read (<eo_read_clk_count>) is read in the second EEPROM read of step 6. Because no other EEPROM read occurs afterwards (before the initialization sequence finishes), reading a random value after the first power-up should not affect the EEPROM read counter.

3.9.2.2. State Diagram


A simplified state diagram is shown in the figure below. The state machine makes distinction between test mode and user mode, decoding and execution of test commands being separate. The figure is slightly incorrect with respect to the test modes: it is possible to use FIFO in test mode, but this was not shown to keep the figure simple.

Also, there is a difference between FIFO enabled mode and FIFO disabled mode. If the FIFO is enabled, first step is to synchronize FIFO flags (pop_empty), then continue with decoding and execution. If FIFO is disabled, there is no need for synchronization, but also, reading and decoding the command are performed in the same step. Practically, this is done before the first rising edge of the clock, while the state machine is waiting, and when the edge comes, it jumps directly to the first execution state.



ANALUG DESIGN

Page 52 of 80



The reason to do this was to minimize as much as possible the execution time for a command. Working with the FIFO enabled means there is a big overhead due to synchronization between clock domains, so it is only efficient if the user writes a number of commands at full interface speed. Otherwise, if the preferred way is to write one command at a time, execution time for a single command is emphasized.

The next figure provides an example of how this works. The top waveform shows the case when the FIFO is enable. First, 3 clk_pop pulses are generated to synchronize the FIFO, then a fourth pulse reads the command from the SRAM. command_reg is updated with the new command, which is decoded during the next clock cycle. This causes the user SRAM addresses to be calculated (user_sram_addr and user_sram_p2_addr), which represents the first step in the execution of the command.


The bottom figure shows the case when the FIFO is disabled. command_reg and user SRAM addresses are updated at the same time, on the first rising edge of the clock. This shows that the execution of the command starts straight away from the first clock pulse.




Page 53 of 80

lai_brock_to/digita_block/sm_cal/dk lock_to/digital_block/filo_cfl/dk_pop lfai_brock/sm_cal/data_to_sm_23_0; lock/sm_cal/sm/comman_d_reg[25_0; bb/digital_block/user_stam/dk, lgital_block/user_stam/clk, lgital_block/user_stam/c2_dk,

tal_block_tb/digital_plock/sm_cai/dk ital_block/sm_cai/data_to_sm(23:0] lock/sm_cai/sm/command_reg(23:0] lock/sm_cai/sm/command_reg(23:0] lb/digital_block/user_stam/clk idital_block/user_stam/p2_addi(7:0) k_ib/digital_block/user_stamvc2_dk



Command decoding with FIFO enabled



Command decoding with FIFO disabled

3.9.2.3. User Command Execution

The soft RESET command resets the logic by starting the state machine from the RESET state (synchronous reset) and generating an asynchronous reset signal for the rest of digital logic. The clock generator is enabled all the time, since the state machine is working.

The write commands to the registers and increment/decrement function have three options, as seen in the datasheet:

- write/increment/decrement one channel
- write/increment/decrement multiple channels (2, 3 or 4)
- write/increment/decrement all 40 channels

Increment/decrement applies only to xl registers, while the write commands apply to m, c or xl, according to the status of REG1 and REG0.

All the commands require the resulting code to be calibrated.

All these commands are implemented based on the write command for one channel. Therefore, this command will be detailed first, and then it will be shown how the others call this command to execute. All the explanations and examples will be given for the situation when FIFO is disabled, due to simplicity. If the FIFO is enabled, the execution stays the same, only the overhead for flag synchronization is added.




Page 54 of 80

The state diagram for writing one m register is shown. The first thing to do is the read the values of the other 2 registers (c and xI) needed to calculate x2. Their addresses are calculated in parallel and they are read in parallel from the user SRAM (port 1 and port 2). x2 is calculated during 2 clock cycles (as explained later in section 3.8.5), and while this is done, the value of xI is written to the user SRAM. Then the value of x2 is passed to the calibration engine and the state machine waits until the calibration is complete to disable the clock generator and go back to sleep mode.

After x2 has been passed to the calibration engine, the state machine may do something else. This is not relevant with respect to the command to write one register, but makes sense in case a write multiple/all 40 channels command is executed or if the FIFO is enabled. In the latter situation, the state machine may read, decode and start the execution of the next command in the FIFO, or synchronize the flags.

Writing one c or x1 register is similar:

- write one c register:
 - read m register from user SRAM port 1
 - read x1 register from user SRAM port 2
 - write c register to user SRAM port 1
- write one x1 register.
 - read m register from user SRAM port 1
 - read c register from user SRAM port 2
 - write x1 register to user SRAM port 1



The steps taken to execute a "write one channel" command are enumerated below (each step takes one clock cycle):

***** Calculation of $x^2 = (m + 1) * x^1 + c ******$

- read command from the interface
 - calculate addresses in user SRAM. In the next step, the remaining 2 operands needed for calculating x2 will be fetched from memory.
- apply a clock pulse on both ports of user SRAM
- 3-4. read the values from both SRAM ports
 - perform the operation $x^2 = (m+1) * x^1 + c$
 - write to user SRAM as requested by the original command

****** Calculation of DAC code (x3) ******

- 5-8. read EEPROM word 0 (assuming 4 clock cycles for EEPROM read)
- 9-12. read EEPROM word I
 - perform partial calculations
- 13-14.- finish calculating x3
- generate DAC clock pulse

A special mention has to be made about the c register. Its value is a signed number, which could be written to the interface in Advantest format or 2's complement, depending on the status of




Page 55 of 80

co_offset_format, but internally it is stored as a 2's complement number. If eo_offset_format=1, the format is 2's complement, so the value is written in the user SRAM as it is. However, is eo_offset_format=0, the format if Advantest format, and the number is converted to 2's complement prior to writing to the SRAM. For this, only the sign bit has to be inverted:

c_reg <= {command_reg[13] ~^ eo_offset_format, command_reg[12:0]};</pre>

The example below shows the execution of command A7..0=1000000, REG1=1, REG0=1, DB13..0=1010101010101010, which means write 2AAA to the x1 register, DAC 0. First, the m and c registers values are read from the dual-port SRAM (from addresses 0x00 and 0x40 respectively). Then, while x2 is calculated, the x1 register is written in the SRAM (address 0x80, port 1). user_sram_rwb is low during the write. When x2 is available, the state machine checks the status of cal_ready. cal_ready=1, so the calibration engine is waiting for a new x2 code. start_cal=1 showing that the x2 is valid and can be read, which causes the value of x2 to be read and subsequently cal_ready goes low and cal_busyb goes high. The meaning of these signals will be explained in section 3.8.5. The state machine waits until cal_busyb goes high again to finish the execution by turning off the clock.

lai_block_to/digital_block/sm_bal/cik ital _block/sm_cai/data_ic_sm(23.0] lock/sm_cal/sm/command_reg[23-0] lb/digital_block/user_sram/addr[7.0] block_tb/digital_block/user_sram/cik to/digital_block/user_s:am/din[13 C] b/digita:_closid/user_sram/doutf13 @ lock_tb/s gita_block/user_sram/rwb igital_block/user_sram/p2_addr{7.0} "_lprdigital_plock/user_sram/p2_dk dital_block/user_sram/p2_dout[13.0] _tbrd:qital_block/user_sramvc2_rwb k_tb/digital_block/sm_cal/cal_ready ck_tb/d:gital_block/sm_cat/start_cat lock/sm_cal/calibration/x2_reg[150] _block/sm_cat/calibration/cal_busyb ock_tb/digitat_plock/DAC_data[13.0] gital_block_tb/digital_block/DAC_dir. tal_block_tb/digital_block/busy_cutb



Write x1 register (one channel) without FIFO




Page 56 of 80

As previously stated, write multiple/all 40 channels commands use the "write one channel" command during execution. The multiple channel commands use the address lines A7..A4 to specify the groups to which they apply. The sequence will be shown for a command with A7..A4=1111, all the others being easy to derive from that.

- read write one register command with A7..A4=1111
- store_groups = A7..A4 (save for future reference)
- write A7..A4 = 0001 to command_reg, so a "write one register from group 1" command will be executed
- inspect store_groups to see if the execution is finished -> it's not
- write A7..A4 = 0010 to command_reg, so a "write one register from group 2" command will be executed
- inspect store_groups to see if the execution is finished -> it's not
- write A7..A4 = 0100 to command_reg, so a "write one register from group 3" command will be executed
- inspect store_groups to see if the execution is finished -> it's not
- write A7..A4 = 1000 to command_reg, so a "write one register from group 4" command will be executed
- inspect store_groups to see if the execution is finished -> it is
- finish execution

An example is provided in the figure below. It is easy to see how the original command, with A7..A4=0xF, is executed as 4 distinct commands with A7..A4=0x1, 0x2, 0x4 and 0x8 respectively. Also, the time to change command_reg from the first command to the second is less than the time required to change to the third or fourth command. This is because the state machine passes the first x2 (from the command 0x10EAAA) to the calibration engine and jumps to executing the next command 0x20EAAA. When the second x2 is ready, it check the status of cal_ready, but this is low, so it has to wait until $cal_ready=1$.

tal_block_tb/digital_block/sm_cal/dk ital_block/sm_cal/data_to_sm[23:0] ieck/sm_cal/sm/command_reg[23:0] (b/digital_block/user_stam/addr[7.0] block_tb/digital_block/user_sram/ctk tb/drg:tal_block/user_sram/din[13-0] c/digital_block/user_sram/dout[13 0] :odk_tb/qigital_block/user_sram/rwb :g#ai_block/usor_sram/p2_add:[7.0] <_t5/digital_block/user_sram/p2_dk gital_bicck/user_sram/p2_dout[13 0] _to/dicital_block/user_starn/p2_raro k_tb/digital_block/sm_cal/cal_ready ck_tb/digital_block/sm_bal/start_cal lock/sm_cal/calibration/x2_reg[15.0] _block/sm_cal/calibration/cal_busyb ock_tb/digital_block/DAC_data[13:0] J (al_block_tb/digital_block/DAC_dk tal_block_tb/cigital_block/busy_outb



Write x1 register, all four groups, without FIFO



Page 57 of 80

If the command requires to write all 40 channels, then a similar approach as with multiple channels was adopted. This time, the "write all 40 channels" command is split into 10 "write 4 groups" commands, with A3..0 ranging from 0000 to 1001.

An increment/decrement command is executed following these steps:


- read x1 from user SRAM
- increment/decrement x1
- execute a "write one x1 register command", with the value of x1 being the incremented/ decremented one

The same comment applies for the increment/decrement step as for the the c register: it may be written in Advantest format, but internally it has to be represent as a 2's complement number:

```
if (command_reg[8])
  offset_reg <= {1'b0, command_reg[6:1], 1'b0};
else begin
  offset_reg[7:1] <= ~({command_reg[8], command_reg[6:1]}) + 1;
  offset_reg[0] <= 1'b0;
end</pre>
```

This is exemplified in the figure for an increment command. The first 4 clock cycles are dedicated to read the value of xI from user SRAM (port 1), do the increment required, then assemble the "write one x1 register" command and write it to command_reg. The addresses for m and c registers in user SRAM are ready after the 5th clock cycles, and from then on the same steps as for writing the xI with the incremented value (0x202A as opposed to the original 0x2000).

:al_block_tb/digital_block/sm_cal/dik tal_clock/sm_cal/data_to_sm(23 0] ock/sm_cal/sm/command_reg[23.0] .b/digital_block/user_sram/add [7.0] clock_tb/digital_block/user_sram/clk bidigital_block/user_sram/din[13.0] o/digital_block/user_sram/dout[13 0] odk_tb/digital_block/user_sram/rwb grial_block/user_sram/c2_add-[7:0] <_tb/digsal_block/user_sramvo2_dk</pre> gital_block/user_sram/p2_dout[13 0] _tb/d gital_block/user_sram/p2_wb <_fp/dig#al_block/sm_cal/cal_ready</pre> BK_tb/digital_brock/sm_cal/start_cal ock/sm_cal/calibration/x2_reg[150] _block/sm_cat/calibration/cat_busys pck_tb/digital_block/DAC_data[13 0] gital_c:cck_tb/digital_block/DAC_dk 'al_b:c:k_tb/digital_block/busy_c_tb



Increment/decrement x1 register (one channel) without FIFO

Some evaluation results regarding execution times for commands are presented in the following table. The timing is expressed in clock cycles and represents the number of clocks required for the BUSY signal to go high (inactive) again. However, in a real situation, there are a number of other delays how contribute to the BUSY low time: delays through the input pad ring, delays



Page 58 of 80

through internal logic, powerup delay for the clock generator, output delay through the BUSY pad.

An assumption was made that 4 clocks are needed per EEPROM read, which is the figure expected based on experiments and an internal clock speed of 20ns. This parameter affects the total execution time by adding roughly 2 clocks per command for each additional clock cycle needed to read the EEPROM.

Command	Execution	time [clocks]
Communic	FIFO enabled	FIFO disable
write one channel	33	15
write two channels	44	26
write three channels	53	35
write four channels	62	44
write all 40 channels	388	370
increment/decrement one channel	37	19
increment/decrement two channels	57	39
increment/decrement three channels	75	57
increment/decrement four channels	93	75
increment/decrement all 40 channels	743	725
10 * write one channel	114	150*
50 * write one channel	474	750°
100 * write one channel	924	1500
10 * increment/decrement one channel	226	190*
50 * increment/decrement one channel	1066	· 950*
100 * increment/decrement one channel	2116	1900
10 * write four channels	395	440*
50 * write four channels	1845	2200
100 * write four channels	3725	4400*

^{*-} this is an estimation based on no. of commands * clocks required for a single command to execute without FIFO. In reality, this time is bigger due to internal delays (e.g. padring) and datasheet specs

The above execution times for write commands with FIFO disabled, could be expressed as function of the number of clocks required for an EEPROM read:

```
N_{1.no\_FIFO} = 2 * (eo\_read\_clk\_count + 1) + 7

N_{2.no\_FIFO} = 4 * (eo\_read\_clk\_count + 1) + 10

N_{3.no\_FIFO} = 6 * (eo\_read\_clk\_count + 1) + 11

N_{4.no\_FIFO} = 8 * (eo\_read\_clk\_count + 1) + 12

N_{40.no\_FIFO} = 80 * (eo\_read\_clk\_count + 1) + 50
```

where N_{i,no_FIFO} is the number of clocks required to execute a write command to *i* channels. $eo_read_clk_count$ is the value programmed in the EEPROM.



Page 59 of 80

Similarly, in case of write commands with FIFO enabled, the expression becomes:

$$N_{i,FIFO} = N_{i,no_FIFO} + 18$$

To compare the results with the datasheet specs for BUSY low time, a clock period of 20ns, which is the target operating frequency, has been assumed. However, as previously mentioned, there are some other delays added to the right column figures.

	BUSY	low time
write two channels	Dutasheet	Implementation
write one channel	400ns	300ns
write two channels	750ns	520us
write three channels	1100ns	700ns
write four channels	1450ns	880ns
write all 40 channels	14050ns	7400ns



Page 60 of 80

3.9.3. Calibration Engine

3.9.3.1. Calibration Algorithm

The steps of the calibration algorithm are as follows:

- 1. $x^2 = (m+1) * x^1 + c$
- 2. e = x2(LSBs) + start
- 3. if e < 0: dy = e * (128 LSBs + m1)/(128 LSBs)if e >= 0: dy = e * (128 LSBs + m2)/(128 LSBs)
- 4. x3 = offset + dy

where start, offset, m1 and m2 are calibration coeficients, read from the EEPROM. The format and range of the coeficients is:

- start[8:0] 2's complement, 0.5 LSB precision (range -128 LSBs to 127 LSBs)
- offset[6:0] unsigned, 1 LSB precision (range 0 to 127)
- m1[7:0] 2's complement, 0.25 LSB precision (range -32 LSBs to 31 LSBs)
- m2[7:0] 2's complement, 0.25 LSB precision (range -32 LSBs to 31 LSBs)

They are stored in 2 16-bit words in the EEPROM:

```
word 0: start[8:0], offset[6], m1[2:0], m2[2:0] word 1: offset[5:0], m1[7:3], m2[7:3]
```

This split of coefficients between the 2 words, especially in case of m1 and m2, has been done to reduce the arithmetic required per clock cycle, as will be detailed later.

Each DAC needs 128 sets of coefficients in the EEPROM, which means 256 16-bit words. The total memory required is 40 * 256 * 16b= 10K * 16b, which is the size of the EEPROM coefficients memory.

To address the coefficients memory, *eeprom_select_coef*=1 and the address is assembled from the DAC address and the MSBs of x2:

		DAC a	address					x2[1	5:9] (M	(SBs)			0 or 1
13	12		10	7	8	1	1 6	3	+	3	Z	T	()

The LSB (bit 0) is 0 for the EEPROM word 0 and 1 for EEPROM word 1.

In the implementation a quarter LSB precision has been used. The implementation details of arithmetic operations are detailed in the following. Because the EEPROM reads are needed right in the middle of the the calibration steps, the arithmetic has been implemented through DesignWare component instantiation for a better scheduling of operations. Also, some operations cannot be inferred, for example multiplication of 2's complement numbers.

1.
$$x^2 = (m+1) * x^1 + c$$

 $x^2[15:0] = round((m[13:0] + 1) * x^1[13:0] + c[13:0])$



THE THE RESTRICT NAME OF THE PARTY.

AD5379 Digital Design Review Proprietary Information Tudor Vinereanu 18 September 2002

Page 61 of 80

m and xI are unsigned numbers, and c is signed represented in 2's complement format. The result is an unsigned number.

This is done in module <calculate_x2> and is strictly not part of the calibration engine.

The first operation is m[13:0] + 1. If m is full scale, the result overflows, so the half LSB of m is discarded and the increment is done as $m_{inc}[13:0] = m[13:1] + 1$

The result has now a precision of 1 LSB. In Verilog, the DesignWare component instantiation looks like this:

```
wire [13:0] m_inc_wire;
inc1 inc1(.inst_A({1'b0, m_reg[13:1]}), .SUM_inst(m_inc_wire));
```

For the multiplication, a 2-stage pipelined multiplier (unsigned) has been used. This is because it was impossible to fit all the operations (increment, multiplication, addition) in one clock cycle.

```
wire [27:0] m_x1_wire;
mult1 mult1(.inst_A(m_inc_wire), .inst_B(x1_reg), .inst_CLK(clk), PRODUCT_inst(m_x1_wire));
```

Only the MSBs of the product are kept for addition with c, which is padded right with 0's to match the precision of the other operand. A sign position is added to both operands.

```
wire x2_sign;
wire [15:0] x2_wire;
adder2_adder2(.inst_A({1'b0, m_x1_wire[26:11]}), .inst_B({c_reg[13], c_reg, 1'b0, m_x1_wire[10]}),
.SUM_inst({x2_sign, x2_wire[15:0]}));
```

 $m_x l_wire[10]$ is included in the second operand because of the requirement to round x2:

```
round({1'b0, m_x1_wire[26:10]} + {c_rcg[13], c_rcg, 3'b000})
= {1'b0, m_x1_wire[26:11]} + {c_rcg[13], c_rcg, 2'b00} + m_x1_wire[10]
= {1'b0, m_x1_wire[26:11]}) + {c_rcg[13], c_rcg, 1'b0, m_x1_wire[10]}
```

x2 could underflow/overflow, in which case it has to clamp at zero scale or full scale respectively, so there are flags to detect this:

```
wire x2_uf;
wire x2_of;
assign x2_uf = x2_sign & c_reg[13];
assign x2_of = x2_sign & (-c_reg[13]);
2. e = x2(LSBs) + start
e[10:0] = x2[8:0] + start[8:0]
```

start is a signed number, and x2 and unsigned number. The result is signed.



Page 62 of 80

Both x2 and start are extended left with an extra sign position, because the range of the result is wider than the operands (overflow is allowed). start is padded right with a 0 to match the precision of x2.

```
e[10:0] = \{2'b00, x2\_reg[8:0]\} + \{start\_reg[8], start\_reg[8:0], 1'b0\} 
= \{\{2'b00, x2\_reg[8:1]\} + \{start\_reg[8], start\_reg[8:0]\}, x2\_reg[0]\}
```

DesignWare component instantiation looks like this:

```
wire [10:0] e_wire;
adder7 adder7(.inst_A({2'b00, x2_reg[8:1]}), .inst_B({start_reg[8], start_reg[8:0]}), .SUM_inst(e_wire[10:1]));
assign e_wire[0] = x2_reg[0];
```

```
3. if e < 0: dy = e * (128 LSBs + m1)/(128 LSBs)
if e >= 0: dy = e * (128 LSBs + m2)/(128 LSBs)
dy[10:0] = e[10:0] * (512 + m[7:0]) / 512
```

(assuming m is either ml or m2 depending on the sign of e)

e, m and dy are signed numbers. 512 in straight binary means 128 LSBs represented with a precision of 0.25 LSBs, same as m.

This operation has been transformed to speed up the multiplication:

Votes

a - '000' to keep the precision and magnitude of m MSBs

b - '0' in front of m[2:0] is the sign of the m LSBs: $\{m[7:3], 000\} + \{0, m[2:0]\} = m[7:0]$. A second 0 is added to use the same multiplier for e[10:0] * m[7:3] and e[10:0] * m[2:0] (11 * 5 2's complement multiplier)



Page 63 of 80

- c e_{m} lsh has been extended with one binary position on the left to account for possible underflows/overflows in the partial sum (these underflows/overflows would disappear once the MSB part of the result has been added)
- ^d the last 3 bits can be discarded in e_m _lsb because they add with 3'b000 of e_m _msb and in the final result they are lost due to division by 512
- ^e bits 8:0 are discarded due to division by 512, and bit 19 has only been used to extend precision for partial result, and is obsolete now

Both multiplications are done using the same multiplier (5 * 11, 2's complement numbers):

```
reg [4:0] mult_A_reg;
wire [15:0] mult_A_B_wire;
mult3 mult3(.inst_A(mult_A_reg), .inst_B(e_reg), .PRODUCT_inst(mult_A_B_wire));
```

Also, the additions in the first step and for the final result are done using the same adder (17-bit numbers):

```
reg [16:0] add_A_reg, add_B_reg;
wire [16:0] add_A_B_wire;
adder4 adder4(.inst_A(add_A_reg), .inst_B(add_B_reg), .SUM_inst(add_A_B_wire));
```

First step:

```
e_m lsb[19:0] = {e[10:0] + e_m_lsb_temp[13:9], e_m_lsb_temp[8:0]}
```

 $e_m_lsb_temp$ is the result of the multiplication (mult3) of e with

```
mult_A_{eg} \le (e[10]) ? {2'b00, m1[2:0]}: {2'b00, m2[2:0]};
```

The result of the multiplication is $mult_A_B_wire[15:0]$. The last 3 bits are discarded, bits 8..3 are stored to be used in the final addition, and the rest are added to e. Both adder inputs are padded left with the sign because the adder used is wider than needed (it is re-used later).

```
temp_e_m_lsb_reg <= mult_A_B_wire[8:3];
add_A_reg <= {{7{e_reg[9]}}, e_reg};
add_B_reg <= {{10{mult_A_B_wire[15]}}, mult_A_B_wire[15:9]};
```

Second step:

```
e_m_msb[18:0] = \{e[10:0] * m[7:3], 3'b000\}
```

This is straightforward the multiplier output (mult_A_B_wire[15:0]), where:

```
mult_A_{reg} \leftarrow (e[10])? \{m1[7:3]\}; \{m2[7:3]\};
```

The last 3 bits of e_m _msb are all 0, and they are ignored.



Page 64 of 80

Final result:

$$dy[10:0] = (e_m_lsb[19:0] + e_m_msb[18:0])[18:9]$$

This is done using adder4 again: add_A_reg is e_m_msb (the result of the multiplication from second step) and add_B_reg is e_m_lsb from first step.

```
add_A_reg <= {mult_A_B_wire[15], mult_A_B_wire};
add_B_reg <= {add_A_B_wire[10:0], temp_e_m_lsb_reg};
```

The result of the addition is now dy:

$$dy[10:0] = add_A_B_wire[15:6]$$

4. x3 = offset + dy

$$x3[13:0] = round(offset[6:0] + dy[10:0])$$

offset and x3 are unsigned numbers, dy is signed represented in 2's complement.

The actual operation is

```
x3[13:0] = round(({offset_reg, 9`b0000000000} + {(6{add_A_B_wire[15]}}, add_A_B_wire[15:6]}) / 4) = 
= {offset_reg, 7`b0000000} + {{6{add_A_B_wire[15]}}, add_A_B_wire[15:8]} + add_A_B_wire[7]
```

The operation is implemented by a 14-bit adder:

```
adder6\ adder6(.inst\_A(\{offset\_reg, 7'b0000000\}),\ .inst\_B(\{\{6\{add\_A\_B\_wire[15]\}\},\ add\_A\_B\_wire[15:8]\}),\ .inst\_CI(add\_A\_B\_wire[7]),\ .SUM\_inst(DAC\_data\_cal));
```

The result is now the calibrated code for the DAC.

Summary of the arithmetic cells used:

Instance	Туре	Implementation	Size	
incl	DW01_inc (increment)	cla	14	
mult1	DW02_mult_2_stage (unsigned 2-stage pipelined multiplier)	str	14 * 14	
adder2	DW01_add (adder)	bk	17	
adder7	DW01_add (adder)	cla	10	
mult3	DW02_mult	wali	5 * 11	
adder4	DW01_add (adder)	cla	17	
adder6	DW01_add (adder)	cla	14	




Page 65 of 80

3.9.3.2. |Scheduling

The calibration engine consists of 2 state machines clocked on the rising edge of the same clock. The first state machine (<cal_eeprom>) reads the coefficients from the EEPROM and schedules the multiplications, while the second state machine (<cal_arithm>) schedules the rest of arithmetic operations and generates the signals to write the calibrated code to the DAC. The reason for this implementation was to speed up the execution of a sequence of commands, either read from the FIFO or single commands to write multiple channels.

The 2 state machines communicate between them synchronously and generate signals for communication with the main state machine, as shown in the figure below.




The meaning of the signals is as follows:

- start_cal: generated by the state machine when the calibration engine is supposed to read the x2 code and run it through the datapath. The signal stays active (high) and the state machine waits for as long as cal_ready is low. If cal_ready is high, start_cal goes low and the state machine continues with other tasks. The signal also stays high for as long as a multiple channel write command is executed.
- cal_ready: generated by the calibration engine when it is ready to take new data. It actually comes from <cal_eeprom> and means that it is ready to read a new set of coefficients from EEPROM. Because the 2 calibration state machines (<cal_eeprom> and <cal_arithm>) are independent, it is possible that cal_ready=1 while <cal_arithm> is still executing arithmetic operations.
- cal_busyb: activated by the calibration engine while any of the 2 modules are busy. If the state machine has finished executing all the commands, it monitors the status of this signal to decide whether it can go back to sleep mode, or it has to wait a few more clock cycles until the last code is calibrated and written to the DACs.
- eeprom_word0_read and eeprom_word1_read: used by <cal_eeprom> to signal to <cal_arithm> that the first and second EEPROM words respectively, have been read. Initially, while eeprom_word0_read and eeprom_word1_read are both low, <cal_arithm> is inactive. When eeprom_word0_read goes high, <cal_arithm> starts scheduling the operations which can be done with what was read in the first EEPROM word. After it finishes, loops in a wait state until eeprom_word1_read=1. When this happens, it finishes calibrating the code and generate the clock signal for the DACs.



Page 66 of 80

The steps required for the calibration of a single DAC code are shown in the figure below. The notations are those used in section 3.8.5.1.



Full cycle for calibration of single code (without increment/decrement and no FIFO)

There are effectively 4 clock cycles to calculate x2 and another 4 to calculate x3, plus one clock cycle to generate the DAC clock. It may also be possible that the 2 operations done while the second EEPROM word is read (calculate e and calculate e_m_lsb_temp) can be merged into one clock cycle, but it was no need for it since the EEPROM read time would be at least 2 clock cycles.


The other 6 clock cycles are spent for reading the EEPROM, so a conclusion is that speeding up the EEPROM read access reduces the execution time.

To exemplify the communication between modules, the following figure shows what happens for calibrating one code.



Page 67 of 80

tal_block_throughat_block/s=_cavtik tb/orgit al_brock/sm _sal/sm.5tate(9-i)] to/digit.it_bluck/sm_cal/sm/start_cal _block/im_cal/cal/blattor/cal_busyo m_col/collection/eeprom_state(3 Q _block/sm_cal/calloration/cal_ready _ca/calibration/cst_eoprom_ousyb im_ca/calibration/espiom_read_car nin "k_tovalg#31_black/eeprom_busy in attonie eprom_address_cail 3 (!) _navonioration/engrow_word0_read _cavcaupration/eeprom_word1_read ram calicalbration/arithm state[2,0] m_carcalorationttal_arithm_tusyo cck_tb/d:gital_block/DAC_data[13.0] gital_block_to/digital_block/DAC_bb. tal_plock_toxi gital_pinck/busy_outp



Calibration of one code

First 4 clock cycles are used to calculate x2. After the fourth rising edge of the clock, start_cal=1, which <cal_eeprom> reads on the fifth rising edge, causing it to move to the next state and load the new EEPROM address. eeprom_read and cal_eeprom_busyb are both activated. The state machine stays in the wait state (0x054 in the plot) because there is nothing else to execute. <cal_eeprom> goes to the next state and then waits until eeprom_busy goes low. When this happens (4 clock cycles after the EEPROM address has been loaded), eeprom_word0_read=1 and the new EEPROM address is loaded (only the LSB changes). <cal_arithm> starts because of eeprom_word0_read and executes for 2 clock cycles, then stops and waits for eeprom_word1_read to activate. 4 clock cycles after the second EEPROM address has been loaded, EEPROM word 1 is read and <cal_eeprom> deactivates eeprom_read and cal_eeprom_busyb and stops execution. When eeprom_word1_read=1, <cal_arithm> resumes execution and outputs the calibrated code and clock signal for the DACs. The state machine, which monitors cal_busyb, detects when it goes high and resumes execution to disable the clock generator.


The same applies to all write/increment.decrement commands. An example for 2 succesive commands to write one channel (with FIFO) is shown in the figure below. The FIFO synchronization overhead is not shown for convenience.

The main difference is the behaviour of the state machine: instead of waiting until cal_busyb goes high again after the first x2 was passed, it reads the next commands from the FIFO, decodes it and calculates x2. Only then the state machine waits until cal_busyb=1. It can be seen that start_cal is active high for 2 clock cycles instead of one in the previous example, this being because cal_ready was initially 0.



Page 68 of 80


lal_plock_toxd glial_block/sm_cat/clk tb/digital_block/sm_cal/im/state(9.3) to/digital_block/sm_cal/sm/start_cal _blcck/sm_cal/calibration/cal_busyb m_cal/calibration/eeprom_state(3-0) i_block/sm_cal/bal bration/cal_ready _cn/cnioration/cal_eeprom_busyo sm_cal/ca-toration/eeprom_read_ca: block_to/digital_block/eeprom_dusy $ionation/eeprom_address_ca~\{1\,3;0\}$ Daer_Objew_moreseviorlend:leadure_ _cal/calibration/eeprom_word1_read /sm_cavcasbration/anthm_state(3:0) m_cat/cathration/cat_anthm_busyo ock_to/cigital_block/DAC_data[13:0] gital_block_tb/digital_block/DAC_olk tal_block_tb/digtal_blocvousy_outc



Calibration of two codes/

Appendix No. 7: Engineering Notebook No. 5434, Pages 10, 12, 13, 19, 20, 21. Dennis A. Dempsey. Nov. 6th '00 – Feb. 2001.

6 N.	ov Co	Calibras	Rossa		Page 10	
				. • : •		C 40 03 3000
USER!	 dempsey Extra Number 	er of bits (Y	axis) ve. Extr	a Calibrat:	lon range (X-a	6:49:02 2000 xis)
	Fllscale	point (2,1):	Fullscale + no Twice the range	o extra -> : -> an ext	no calibration ranger and ranger	n range je.
	log10(x)/lo	og10(2)	- (x-1)	· · · · · · · · · · · · · · · · · · ·	:	
						:
	*					
. 6						
	• • • • • • • • • • • • • • • • • • •				,	
4	<u></u>					
0		<u></u>	<u>. i</u>		· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·
U	<u>}</u>		λ ===>			
	<u></u>			. ! !		<u> </u>
	n order b	celubrate	الاندا مريو	~~~~	ار الما	-11
_ ad	debench range	ye is reg	wred. One	does	nut neces	s and
	<u>a</u>	range	as extra	BIE!	but man	_suffice
e,	H less 9 ADS 300	ouros our		;		se of this.
,		2° + 2	و الح حداة	ut DAC	14026	
						
			9 > 2500	sleps -	11.2877	b.15.
		40 + 3	9 -> 1600	Slep's ->	10 644	
·	· ·					
· · · · · · · · · · · · · · · · · · ·	******	55.+ 31	> 1225	.	10- 2386	5itz
		etc.				
7	exact.			<u></u>		
he	remes	exte	مرد،،د. <u>ته</u> ره	u de	ill depend	<u>-</u>
_ Swit	e Choice required	optimal_	nd a ch	tation	مر م م	lau lovel
			; \ ; ;	1	 	
The second second second	ا سفید در . این روت			•• ••		
Due t	Suna		المالية المالية	ธเฉพรว	Demu D	impsey
ED Kon (note)	ın	CAT	= 23 5 2001	DATE	(V.,	



NED Wave Drome

DATE TELESCON


SIGNED C

Denne Demping

MI 1 1200 METERS DAC Callbana	1 ge 13 ean an 190.
26/1/2001 PAC Calibration	
0:0	
P12 (acose) shows a high land	How description of
(extend)	do both user
(external) - and internal ("-system" gens (order # erm) and offset	(code of one)
	(true g crea)
In this embodinent: * (input date)	⇒13 b,E
- m (gain cueff)) =7 13 bit
- m (gain coeff.	
In this embodiment be DAC 6.	he used is 146
resolution the choice of	15b > 14b output,
which limits the numerically of x, m & c. e.g. 266 >156 for t	webil input range
This nethed of callbody will	take cut lara.
gain & offset errors. These are	mail often be
This netwood of calbodic will gain & offset errors. These are dominant accuracy (totally madyor	kd) contributors
This method separate / so ates calibration / hinear rathe tack from	the DAC beauty
The take the take	offeet & gain!
It allows be DAC (colib rate hell	freedom a monte star
It allows be DAC (colibration full linearization esser (implementation) on	da chease be males
The state of the s	
Also, sharing of hardware is enab	had by block choice,
again another advantage	

ED Tubor Vineranu

DATE France 2001 DATE 21 To. DOM



PROJECT NO. PROJECT NO. PROJECT NO. PROJECT NO.
* 2:23 = 2
± 2.23 = 2
± 2.23 = 2
± 2.23 = 2
¥ 2·23 = 2
¥ 2·23 = 2
Tomach ideal
0 8 6 (6 ()
0-896861
> 14,694
(madely line
16,384
16,384
0 14 bit level
* 16384
·- · ·
nace la le clav.
this
and numbers to
5
offset be be
Wigher order non-line
ac offset
to a fill
ser dans a attack
and theretone
Chornall \ than
23
approach
!
· · · · · · · · · · · · · · · · · · ·
-

ے مر	_	cua:=/		م							. !	أسهي	2	1			T NO.	
Ste	ان ه	20,8050	<u>ر (د</u>	DHC		<u> </u>	uba		ملما	bre	ba_				FRO		ι NO.	•
4			<u>.</u> !		<u> </u>		·	! 			: ·			<u>:</u>	i	: ;	<u>:</u>	
i :	<u> </u>	į	<u> </u>	,	: ,		1 1		i	!	!		-:	:			į	
P	ts d	ساه	70	20	<u>, </u>	19	t	—. : Де.	iu	CD. T	8.		الم			į	: 4.1	-
- L		 `\	, , , k	2 -			ا م		ر مای	<u> </u>			4:-		أولأ		1251	به.
~	<u> </u>	<u> </u>	- 150	<u> </u>	إسبعا			<u>'5</u>	- Gran	<u> </u>		"	FEE	٢	: 7"	إعدا	مجد	S
┿-			-	— <u>:</u> —	<u> </u>	- : :	-i - i -	 -	! •	. .	: •	· · -	-¦	-,	; ;			
	1 MAG	- N	عجرم	<u> </u>	<u>د</u> ۲	ا إعلم	1-41	<u> </u>	صف	<u> </u>	مصم	يهاج	عطو		ے_ا	-	14	بعك
<u> </u>	Trek	<u> 8 </u>	إعجا	-	(حصاحم	اعدا)	طس	تظ	n D e	` -	LÌИ	المارا	h.	_	_ _	
	tern	<u> </u>	لمعط	2_	ha	يمهوا	عجف إ				<u> </u>				<u>į</u>		<u> </u>	<u> </u>
_		<u>i</u> i	1 1		<u> </u>	: :	· !	<u>- </u>		<u> </u>		ga.	: مھند	4_				į
	de rue		لمعيا	- b	1	Le	محل	in H	حات	غ' :	٠.	_	ر Hs	يزم)	Ł	طالمك	يكم
)_~e_	10:0		(0,00		مالماط		; F	<u>a</u>	1	(1)	7	-7-1-P		. 2	4	سلآن	-
	م م		3		V		l chan	1							~~	<u> </u>	<u> </u>	!
	1 1	 3	<u></u>			A.T.A	1		-10/3	1	7	15	-	<u> </u>	اعد	2 1	 -	
	1t	<u> </u>	·	<u>طهلیم</u>	محرو	36-	ــــــــــــــــــــــــــــــــــــــ	N	<u>حب</u>	+ PC	ڪيخ	k 1	, '	صرا	^	إلى م	refe_	4
	It G s total	tree	ــــــــــــــــــــــــــــــــــــــ		جريا	ment	:	Þ . ⊹	_طط	4	_Ł	حامط	·	b _	: :	بالما	e	ļ
1	<u>total</u>	<u> </u> J	7AC		للت	م اطه	pe-	; ;	,		<u>i</u>					i_	<u>;</u>	<u>i</u>
i.		1 _		<u>i</u> .		:	_			;					L ·	į		_
	_	. !		<u>:</u>			<u> </u>		<u></u>	i		_				!	į	!
				İ		:			-			Ţ	!				i	!
		<u> </u>				•	- i-		i .				1			•	į	1
		.							;					<u> </u>			٦٠٢	į ·
			-		-		; ,	•		-		i	i—					-
- - -			+		+ :	 -	1	+	-	·:		: 	-			- -		+
- -!	- -			 -			-	~ 	:	<u> </u>		·	<u>i</u>			<u>_</u> į.	i	<u>i </u>
-		-		<u> </u>	<u>i i</u>		-	<u> </u>	.		: !		!			<u>i</u>	<u>:</u>	
-+-	· - <u></u>	<u> </u>	<u> </u>	<u> </u>			<u> </u>					1_	.!		!	-	÷	:_
<u>-</u> !			1 1	_		<u> :</u>		<u>.</u>	į	! .						. !		
	:	-	<u> </u>			_ ;				.	. !	:			i			
			i			;						i		;		i	. –	
	: !						_		<u> </u>	-			: -			- i		• • • • •
	;	;	- :	1		: -			··· -			+-	 -		- 1		 :	
	- 		-			•		-	!				.	; — <u>;</u>	1	\dashv	- ∙ -	
	-	+	1	<u> </u>					-	! !	<u> </u>	÷	-				¦	-
	1 1	 	-	j	-	:	;		'	<u> </u>			1	<u> </u>	_	-		<u> </u>
-						-	- ;-	<u>i</u> .	; 					<u> </u>	- !			:
	- -		1.1		.	!			<u> </u>			_i_	1					!
		<u> </u>				- [<u> </u>		i			1	1		_			
						•	i					_				T		
	i			_		i	:					T	-				1	T
			jj				T-1-				-	-	ī	-	ì	;	- -	Ī
: -	j i	†	1 1			<u> </u>	-				 		+		i i	-	- j-	†-···
-	- 	1	-;			-	 -		- 		:		 -	<u> </u>	_!			-
1 !			1	 -	-	<u></u>		<u> </u>						·	<u> </u>	<u> </u>		+ .
								.)				i	:		. !	t	1	1
	NDERSTO	.)		· <u>-</u> -	<u> </u>	 i	i i		}	!	!_	¦					_	: -



/usr/dsun60/dempsey/dac/frame/patent3_disc2.doc

D Dempsey July 2, 1996 3:07 pm




Figure 1: Diagrams of both Convention and New DAC Architecture



INVENTION DISCLOSURE

APD1144

Date	Submitted: 28 June 1996 (Where Necessary, Use Reverse Side Or Separate Sheet To Complete Answers)
1.	Name(s) of Inventor(s): Dennis Arnold Dengesen
	Subject Metter: New digital data compression approach to maximize spectral performance while giving large user output span control. New DAC approachach.
3.	Brief Description of Invention: The approach can be used on many DAC architectures. Change is in front of DAC. The DAC DATA is modulated intelligently to give the user-defined apput range and offset while applications he DAC we to maximize spectral performance.
4.	Detailed Description and Sketches of Invention Are To Be Found on the Attached Sheets, Identified as Pages 4, 5, Forming a Part of This Disclosure.
5.	Closest Prior Art Known To Inventor(s) (Identify by Reference or by Brief Description) Ubiquitous DACs Do not know of this fort of technique week cleen here.
6.	Closest ADI Practice - (Identify by Spec & Drawing Numbers, or by Brief Description) e.g. Data AD 7834, AD 7178,
7.	Advantages of Invention Over Art and Practice Identified in 5 and 6 Above (1) User-defined (digitally) output offset + Span. D Muximized Spectral Reformance for the range

Invention Disclosure

Page 2

	Conception of Invention (Date and Record Relied On) (20) Deamber 199
	First Written Description (Date and Record, e.g., Lab Notebook No. & Page 20 December 1995 Engineering Nutebook No. 3854 Pg. 10 & 11.
	Nutropoh No Ses T Pg. 10 o 11.
•	First Drawing or Sketch (Date and Identification) 20 December 1995
	Engineering Nutchark No 2854 Pg 16811
•	First Disclosure to Others (Date, Person, Record Relied On)
	Patrick Griffix - 31 May 1996
	U · r
? .	First Reduction To Practice (Date & Record Relied On)
,	
5.	First Commercial Use (Date & Record Relied On) Nume yet.
4,	Signature(s) of Inventor(s):
	Dannie Denger (Date) 28 June 1996
	(Date)
	(Date)
5.	Signature(s) of Corroborative Witness(es):
	Mont Cate (Date) 2 July 196
	(Date)
	(Date)



/usr/dsun60/dempsey/dac/frame/patent3_disc.doc

D Dempsey June 28, 1996 3:23 pm

1. Field of the Invention:

This invention relates generally to digital-to-analogue converters (DACs).

2. Discussion of the Related Art:

Digital to analogue converters (DACs) generate an analogue output from a digital input word. The output level is related to the input by the following general equation (assuming unity gain):-

where:

Output = DAC Output, differential or single-ended

Ref_minus = Negative (relative to positive) DAC Output Reference Level input.

WINDLESS PROTORS

Ref_plus = Positive DAC Output Reference Level input

DAC Code = DAC data or code, usually binary.

In order to change the DAC range the user (either external or inside a integrated system) normally changes the reference in order to change the span and offset as per the above equation.

3. Summary of the Invention:

All future DAC Code treatment will assume binary coding for simplicity. Zeroscale output normally produces, as above, the Ref_minus input or some gained up factor of same. Fullscale input produces an output one LSB (least significant bit) less than fullscale or a gained up version of same.

If the user does not want to use the full output range of the DAC then the user can conventionally only use a sub-set of the codes. In order to maximize the spectral use of such codes the user must be very careful and do a lot of 'digital work.' The DAC Code digital input to the DAC can be pre-processed.

A new approach would be to let the user choose to set up a 'zeroscale' and/or 'fullscale' relative to the analog reference inputs which will give a new output range offset and span. This can be done in the analog world with the reference inputs with care but I propose to push this into the digital pre-processing domain. We can have two registers, one for 'digital vref minus' and the other for 'digital vref plus'. One could use a reset to reset these to there conventional levels i.e. zero and fullscale code. If we move away from these values then the output range and span can be modulated digitally. With these new codes the DAC has a lessened code use and therefore reduced signal to noise ratio (SNR), effective number of bits(ENOB) and signal free dynamic range (SFDR). In some applications the user may still want to use their full digital system range and this will happen for user's without modulatable output range. I propose to integrate a datacompression block into the DAC such that the user may still use a normal digital zero to fullscale span but the data compression will 'squeeze' the code span in between the two digitally set up reference levels. If the 'digital vref minus' is set to zero and the 'digital vref plus' is set to fullscale then the DAC can become a conventional DAC!! This is a useful feature.



/usr/dsun60/dempsey/dac/frame/patent3_disc.doc

D Dempsey June 28, 1996 3:23 pm

The following Figure 1 explains both graphically and in equation form the transfer function of the new DAC. Note the muliplication of the DAC Code and the Reference Code range. This will intorduce some error due to the inevitable element of rounding.




Figure 1: Diagrams of both Convention and New DAC Architecture

Note that allowing the DAC system to use it's full input code range means that the user's SNR is not restricted. The DAC does it's best to get the highest spectral performance. This DAC architecture is very useful in Communications systems and pushing the range control back into the digital domain, rather than analog, generally speaking makes it easier to integrate. It still retains all the flexibility of a conventional DAC.

EXHIBIT
B

Appendix No. 4
PrA version of the AD5379 datasheet
(PrA = Preliminary version A, the first one)
Author: Albert O' Grady



40-Channel, 13-Bit, Parallel Input, Voltage-Output DAC

Preliminary Technical Information

AD5379

FEATURES
40-Channel, 13-Bit DACs in One Package
Voltage Outputs
Offset Adjust for Each DAC Pair
References: V_{REF}(+) = +3 V; V_{REF}(-) = -1 V
Output Voltage Range of -2.5 V to +6.5 V
Clear Function to User-Defined Voltage

APPLICATION
Automatic Test Equipment
GENERAL DESCRIPTION

119-Pin PBGA Package

The AD5379 contains forty 13-bit DACs on one monolithic chip. It has output voltages with a full-scale range


of -2.5 V to +6.5 V from reference voltages of -1V and $\pm 3V$

The AD5379 accepts 13-bit parallel loaded data from the external bus into one of the input latches under the control of the \overline{WR} . \overline{CS} and DAC channel address pins, A0-A7.

The DAC outputs are updated on reception of new data into the DAC registers. All the outputs can be updated simultaneously by taking the LDAC input low.

Each DAC output is buffered with a gain-of-two amplifier into which an external DAC offset voltage can be inserted via the DUTGNDxx pins.

The AD5379 is available in a 119-pin PBCA package.



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/328-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703 Analog Devices, Inc., 1999

AD5379—SPECIFICATIONS

= T_{MIN} to T_{MAX}, unless otherwise noted)

		= IM	N TO IMAX, Uniess otherwise noted)
Parameter	AD5379	Units	Test Conditions/Comments
ACCURACY			
Resolution	13	Bits	
Relative Accuracy ²	=2	LSBmax	T . N octor
Differential Nonlinearity ²	±0.9	LSBmax	Typically ±0.5 LSB.
Zero-Scale Error	±4	LSB max	Guaranteed Monotonic Over Temperature. Typically ±0.3 LSB
Full-Scale Error	±4	LSBmax	$V_{REF}(+) = +3 \text{ V}, V_{REF}(-) = -1 \text{ V}.$ Typically within $\pm 1 \text{ LSB}$
Gain Error			$V_{REF}(-) = +3 \text{ V. } V_{REF}(-) = -1 \text{ V. Typically within } \pm 1 \text{ LSB}$
Gain Temperature Coefficient ³	0.5	LSB typ ppm FSR/ C typ	$V_{REF}(-) = +3 \text{ V. } V_{RFF}(-) = -1 \text{ V}$
- mi remperature oodinelent	10	ppm FSR/ C max	<u>'</u>
DC Crosstalk ³	0.25	mV max	·
	0.08		
25555	0.06	mV typ	
REFERENCE INPUTS ³			
DC Input Resistance	100	Mi typ	l i
Input Current	±l	μA max	Per Input. Typically ±30 nA
V _{REF} (+) Range	0/3	V min/max	
V _{REF} (-) Range	-1/0	V min/max	•
$[V_{REF}(+) \cdot V_{REF}(\cdot)]$	2/4	V min/max	For Specified Performance. Can go as low as 0V but perfor
	-l	4	mance not guaranteed.
DUTCND INPUTS ³			
DC Input Impedance	60	kΩ typ	
Max Input Current		µA typ	Per Input.
Input Range	±0.5	V min/max	40
OUTPUTCHARACTERISTICS3			
Output Voltage Swing	-2.5 to +6.5	Vmin/max	Output Unloaded.
3 .,			
Short Circuit Current	1 10	mA max	$V_{OUT} = 2 \times (V_{REF}(-) + [V_{REF}(-) - V_{REF}(-)] \cdot D) - V_{DUTGND}$
Load Current	±1	mAinax	To 0 V
Capacitive Load	50	pF max	To 0 V
DC Output Impedance	1	Ωmax	
DIGITAL INPUTS			
VINH. Input High Voltage	2.0	Vmin	V = 251 : 1004
Vint. Input Low Voltage	0.4	Vmax	V _{CC} =3V±10%
INH. Input Current3	±1	μAmax	Total for All Div. T of etc.
•	=10	μAmax	Total for All Pins. T _A =+25 °C.
C _{IN} . Input Capacitance ³	10	pFmax	Total for All Pins. TA-TMIN to TMAX
POWER REQUIREMENTS ⁵	 		
Vcc	+2.7/+3.3	V min/V max	·
V _{DD}	-8.1/+9.9	V min/V max	
V_{SS}	-4.5/-5.5	V min/V max	
Power Supply Sensitivity ³	1.57.5.5	4 HILLY HELEX	
ΔFull Scale/ΔVDD	-90	dB typ	
AFull Scale/AVss	-90		
lee	0.5	dB typ mA max	V V V CND D
IDD	40	mA max mA max	V _{INH} = V _{CC} , V _{INL} = CND. Dynamic Current
Iss	40	mA max mA max	Outputs Unloaded, Typically 25 mA
NOTES	<u> </u>	114 1 1971/4	Outputs Unloaded. Typically 25 mA

Temperature range for A Version: 0 C to +85 C

Relative Accuracy and Differential Nonlinearity specs are production tested at the conditions above: $V_{DC} = +9 \text{ V} \pm 10\%$, $V_{33} = .5 \text{ V} \pm 10\%$, $V_{REF} = +3 \text{ V}$. Relative Accuracy and Differential Community Vags. = 1 V. Vags. = 1 V. Cuaranteed by characterization. Not product on tested.

See DUTGND Voltage Range (page X)

The AD5379 is functional with power supplies of VDO = +X V and VSS = X V. Specifications subject to change without notice.

AD5376

ACPERFORMANCE CHARACTERISTICS

10. TO FAL 333 C1 30411/

(These characteristics are included for Design Guidance and are not subject to production testing.)

Parameter	,A	Units	Test Conditions/Comments
DYNAMICPERFORMANCE		!	
Output Voltage Settling Time	30	hz tAD	Full-Scale Change to ±1/2 LSB. DAC Latch Contents Alternately
. 0	50	us max	Loaded with All Os and All Is
Slew Rate	0.7	V/µs typ	Country with Mil OS and Mil 15
Digital-to-Analog Clitch Impulse	50	nV-s typ	Measured with $V_{\rm REF}(+) = +3 \text{V} \cdot V_{\rm REF}(-) = -1 \text{V} \cdot \text{DAC Latch}$ Alternately Loaded with 0FFF Hex and 1000 Hex. Not Dependent
Glirch Impulse Peak Amplitude	15	mVmax	on Load Conditions
Channel-to-Channel Isolation	1		c —
DAC-to-DAC Crosstalk	100	dB typ	See Terminology
Digital Crosstalk		nV⋅s typ	See Terminology
Digital Clossials	0.2	n∨s typ	Feedthrough to DAC Output Under Test Due to Change in Digital
Digital Feedthrough	0.1		Input Corle to Another Converter
Output Noise Spectral Density	1 "	nV-s typ	Effect of Input Bus Activity on DAC Output Under Test
@ 1 kHz	200	nV/(Hz) 1/2 typ	All 1s Loaded to DAC. $V_{RFF}(+) = V_{RFF}(-) = 0 \text{ V}$

Specifications subject to change without notice

TIMING SPECIFICATIONS 1 ($V_{cc} = +3 \text{ V} \pm 10\%$; $V_{00} = +9 \text{ V} \pm 10\%$; $V_{ss} = -5 \text{ V} \pm 10 \%$; GND = DUTGND = 0 V)


Parameter	Limit at T _{MIN} , T _{MAX} [17]	Units	Description
t	5	ns min	Address to WR Setup Time Address to WR Hold Time CS Pulse Width Low WR Pulse Width Low CS to WR Setup Time WR to CS Hold Time
t	0	ns min	
t	20	ns min	
t	20	ns min	
t	0	ns min	
t	0	ns min	
t	4.5	ns min	
s	4.5	ns min	Data Setup Time Data Hold Time Settling Time CLR Pulse Activation Time LDAC Pulse Width Low
5	30	µs typ	
10	300	ns max	
11	20	ns min	

NOTES

All input signals are specified with $t_r = t_f = 5$ ns (10% in 90% of 3 V) and timed from a voltage level of 1.2 V.

Rise and fall times should be no longer than 50 ns.


Specifications subject to change without notice.



AD5376

Address Register Decoding.

The AD5379 contains a nine bit address bus. This address bus provides a number of fratures as outlined in the tables below. DAC input data registers can be selected independently, by even address, by odd address or in groups of 4. The address bus also allows each multiply (M) register and each Offset (C) register to be individually updated.



Simultaneously update a group of input data registers selected by addresses A3-A0.

0

1

A3-A0=0,0.0,0 simultaneously updates DAC registers 0, 10, 20 & 30.

АЗ

A2

A1

ΑO

Figure 2. Address Register Decoding Scheme

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
Потибр.

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.